always @(posedge clk or negedge rst_n) begin : proc_eee
	if(~rst_n) begin
		eee <= 0;
	end else begin
		eee <= ;
	end
end